Search Paper
  • Home
  • Login
  • Categories
  • Post URL
  • Academic Resources
  • Contact Us

 

Dual Edge-Triggered D-Type Flip-Flop with Low Power Consumption

google+
Views: 199                 

Author :  Chien-Cheng Yu

Affiliation :  National Chung-Hsing University

Country :  Taiwan

Category :  Computer Science & Information Technology

Volume, Issue, Month, Year :  10, 5, October, 2018

Abstract :


In this paper, a novel low-power dual edge-triggered (DET) D-type flip-flop is proposed. This design achieves dual edge-triggered with two parallel data paths work in opposite phases of the clock single. Among them, a latch circuit structure employs differential input data signals which deposits very little capacitance on the clock line is accomplished. For fair comparison, four previously reported DET flipflops along with the proposed DETFF (DET flip-flop) are compared in terms of power consumption and power-delay product (PDP), under different data activities and different data rates. Several HSPICE simulation results show that the proposed DETFF is superior in power reduction at different parameters as compared to the existing DETFFs. Hence, the proposed DETFF is well suited for low power applications.

Keyword :  Single Edge-Triggered

Journal/ Proceedings Name :  International Journal of Computer Science & Information Technology (IJCSIT)

URL :  http://aircconline.com/ijcsit/V10N5/10518ijcsit01.pdf

User Name : jack
Posted 14-12-2018 on 16:04:03 AEDT



Related Research Work

  • An Adaptive And Smart System For Parental Control On Digital Games
  • Intelligent System For Solving Problems Of Veterinary Medicine On The Example Of Dairy Farms
  • A Diet Control And Fitness Assistant Application Using Deep Learning-based Image Classification
  • 2d Image Features Detector And Descriptor Selection Expert System

About Us | Post Cfp | Share URL Main | Share URL category | Post URL
All Rights Reserved @ Call for Papers - Conference & Journals