Search Paper
  • Home
  • Login
  • Categories
  • Post URL
  • Academic Resources
  • Contact Us

 

Predictive Maintenance of Bus Fleet by Intelligent Smart Electronic Board Implementing Artificial Intelligence

google+
Views: 291                 

Author :  Alessandro Massaro

Affiliation :  Dyrecta Lab

Country :  Italia

Category :  Electronics Engineering

Volume, Issue, Month, Year :  1, 2, October, 2020

Abstract :


This paper is focused on the design and development of a smart and compact electronic control unit (ECU) for the monitoring of a bus fleet. The ECU system is able to extract all vehicle data by the on-board diagnostics-(ODB)-II and SAE J1939 standards. The integrated system Internet of Things (IoT) system, is interconnected in the cloud by an artificial intelligence engine implementing multilayer perceptron artificial neural network (MLP-ANN) and is able to predict maintenance of each vehicle by classifying the driver behavior. The key performance indicator (KPI) of the driver behavior has been estimated by data mining k-means algorithm. The MLP-ANN model has been tested by means of a dataset found in literature by allowing the correct choice of the calculus parameters. A low means square error (MSE) of the order of 10−3 is checked thus proving the correct use of MLP-ANN. Based on the analysis of the results, are defined methodologies of key performance indicators (KPIs), correlating driver behavior with the engine stress defining the bus maintenance plan criteria. All the results are joined into a cloud platform showing fleet efficiency dashboards. The proposed topic has been developed within the framework of an industry research project collaborating with a company managing bus fleet.

Keyword :  ECU; predictive maintenance; artificial neural networks; driver behavior

Journal/ Proceedings Name :  MDPI IoT

URL :  https://doi.org/10.3390/iot1020012

User Name : alessandro_massaro
Posted 14-11-2020 on 03:34:32 AEDT



Related Research Work

  • Effect Of Different Symmetric Slits On Microstrip Patch Antenna
  • Power Comparison Of Cmos And Adiabatic Full Adder Circuits
  • Single Bit Full Adder Design Using 8 Transistors With Novel 3 Transistors Xnor Gate
  • Verification Of Driver Logic Using Ambaaxi Uvm

About Us | Post Cfp | Share URL Main | Share URL category | Post URL
All Rights Reserved @ Call for Papers - Conference & Journals