VLSI Implementation of Area Efficient 2-Parallel FIR Digital Filter
Views: 354
Author : L Kholee Phimu and Manoj Kumar
Affiliation : NIT Manipur
Country : India
Category : Electronics Engineering
Volume, Issue, Month, Year : 7, 5/6, December, 2016
Abstract :
This paper aims to implement an area efficient 2-parallel FIR digital filter. Xilinx 14.2 is used for synthesis and simulation. Parallel filters are designed by using VHDL. Comparison among primary 2–parallel FIR digital filter and area efficient 2-parallel FIR digital filter has been done. Since adders are less weight in term of silicon area, compare to multipliers. Therefore multipliers are replaced with adders for reducing area and speed of the filter. 2-parallel FIR filter is used in digital signal processing (DSP) application.
Keyword : Finite impulse response (FIR), Booth multiplier, Carry-look-ahead adder (CLA), Digital Signal Processing (DSP), Parallel FIR, Very Large Scale Integration (VLSI)
URL : https://aircconline.com/vlsics/V7N6/7616vlsi02.pdf
User Name : Ryan cooper
Posted 08-01-2025 on 22:15:50 AEDT
Related Research Work
- Single Electron Transistor: Applications & Problems
- Investigating The Impact Of Glass And Kevlar Fiber Volume Fractions On Mechanical Properties Of Epoxy Composites
- A Low Power Viterbi Decoder Design With Minimum Transition Hybrid Register Exchange Processing For Wireless Applications
- A Simulation Experiment On A Built-in Self Test Equipped With Pseudorandom Test Pattern Generator And Multi-input Shift Register (misr)